• The login component features highly-secure protection measures to safeguard your personal information. Your login credentials are transmitted securely using SSL protocol encryption. This is true even though you do not see "https" in the URL, or a lock icon on the bottom of the browser window. If you require additional assistance, please email us at info@numetrics.com

    Numetrics application is temporarily unavailable due to system maintenance.
    Normal operations will be restored by 10:20 PM PST 02-Mar-10.
     
    Enter your personal login to access Numetrics' customer area*
     
       
    * Login name and Passwords are case sensitive
    Forgot your password Security Concerns?
    Don't have a login name? Contact Us
    • Home
    •  
    • Solutions
      • Overview
      • Schedule Predictability
      • Measuring Schedule Risk
      • Performance Benchmarking
      • Multi-Project Pipelining
      • Data Mining
      • Complexity Calculation Engine
      • Industry Solutions
        • Computing
        • Consumer
        • Industrial
        • Transportation
        • Wired Communications
        • Wireless Communications
    •  
    • Products
      • Overview
      • NMX IC Project Planner™
      • NMX Schedule Risk Analyzer™
      • NMX IC Industry Database™
      • NMX Data Miner™
      • NMX Software Project Planner™
      • NMX Multi-Project Pipeliner™
    •  
    • Services
      • Overview
      • IC Project Planner
      • IC Design Complexity Mgmt
      • IC Project Benchmarking
      • Quick Start
    •  
    • Consulting
      • Overview
    •  
    • About Us
      • About The Company
      • Management Team
      • Company Background
      • Why Numetrics
      • Career Opportunities
      • News
      • Contact Us
      • Insights Blog
    •  
    • Library
      • Case Studies
      • White Papers
      • Product Literature
      • Customer Videos

    Categories

    • ASICs
    • Best Practices
    • Best-in-Class
    • Case Studies
    • Chip Industry
    • Competition
    • Competitive Advantage
    • Customer Testimonials
    • Data Mining
    • design complexity
    • Development Cost
    • Diminishing Returns
    • Engineering Labor
    • IC Development
    • Increasing Profit
    • Increasing Revenue
    • Industry Database
    • IP reuse
    • Meeting Schedule Targets
    • Metrics
    • Milestones
    • News
    • Off-shoring
    • Performance Metrics
    • product development
    • Productivity
    • Products
    • Programmable Devices
    • Project Planning
    • PRTM
    • R&D
    • Resource Leakage
    • Risk Analysis
    • ROI
    • Schedule Buffers
    • Schedule Predictability
    • schedule slip
    • Semiconductor Companies
    • Semiconductor Industry
    • SoCs
    • Spec Changes
    • Systems Industry
    • systems-on-chips
    • Team Sizes
    • Throughput
    • Time-to-Market
    • Utilization
    • Venture Capital

    Recent Articles

    • The Elephant in the Corner
    • End of the Free Ride
    • The Realities of IP Reuse
    • Does EDA Matter Anymore?
    • Death of the SoC
    • In Search of Best-In-Class R&D Organizations

    Archive

    • January 2012
    • October 2011
    • August 2011
    • June 2011
    • May 2011
    • April 2011
    • March 2011
    • January 2011
    • December 2010
    • November 2010
    • October 2010
    • August 2010
    • June 2010
    • May 2010
    • April 2010
    • March 2010
    • February 2010
    • January 2010
    • December 2009
    • November 2009
    • October 2009
    • September 2009
    • August 2009
    • June 2009
    • May 2009
    • April 2009
    • March 2009
    • February 2009
    • January 2009

    Tags

      Competitive Advantage design reuse EDA EDA Tools EE Times ERP software fact-based planning IC development productivity ip Kathryn Kranen new product development Numetrics Planning planning software product development Productivity project management software Risk Analysis risk assessment risk management Ron Collett Schedule Schedule Predictability semiconductor semiconductor design semiconductors SOC Staffing Projects system-on-chip Team Size

    Blogroll

    • A Conversation on Innovation (Sanjay Srivastava)
    • Daniel Nenni's Silicon Valley Blog
    • EE Times News
    • Harry the ASIC Guy (Harry Gries)
    • Industry Insights (Richard Goering)
    • JB's Circuit (John Blyler)
    • Leibson's Law (Steve Leibson)
    • Low-power Design.com (John Donovan)
    • Practical Chip Design (Ron Wilson)
    • The World is Analog (Mike Demler)

    Posts Tagged ‘ Cadence ’

    DVCon and the Design Productivity Crisis

    by Numetrics | February 19, 2010 | In News, Productivity | No Comments

    DVCon capture

    By Ron Collett

    We’re gearing up for DVCon (Feb. 22-25) in San Jose and not just because we’re participating in a panel. DVCon (on Twitter, @dvCon), which has emerged as a increasingly important event in recent years, features as keynoter Cadence CEO Lip-bu Tan. His topic gives a new voice to the mounting productivity crisis in semiconductor and system design.

    According to an abstract of his talk:

    “…the industry must approach the product development process much differently. The classic ‘brute force’ methods cannot scale to support the complexity of today’s SoCs and Systems. These traditional methods result in mounting costs and unpredictable schedules that are detrimental to profitability.”

    • Cadence approaches the problem by giving engineers (among many other things) design exploration options that speed the implementation of the physical architecture of a chip.
    • Numetrics approaches the problem by helping teams quantify the complexity of their design effort and build reliable project and staffing plans. This is crucial in an era where most IC projects slip schedule significantly.

    Our vice president of professional services, Steve Gary, will speak on a panel just after Tan’s, titled “What Keeps You Up at Night?” It’s moderated by JL Gray from Verilabs, who writes the excellent Cool Verification blog; he’s posted a panel preview this week.  Also in the conversation will be John Goodenough from ARM Ltd., Sheela Pillai of Advanced Micro Devices, Inc., Jim Crocker from Paradigm Works, Inc. and Victor Melamed from Ambarella.

    There are plenty of things keeping the industry up at night, but I think we’ll hear a lot of excellent ways to overcome the sleeplessness and drive productivity—and the industry—to the next level. Hope to see you there.

    Reconsidering the Fabless Semiconductor Model

    by Numetrics | October 12, 2009 | In Best Practices, News | 2 Comments

    (Summary: Semiconductor companies are rethinking what it means to be fabless and looking for new ways to differentiate themselves).

    By Ron Collett

    For the semiconductor industry, there not only is change in the air, there’s thoughtful debate about just what that change looks like.

    I’ve been mulling over a couple of intriguing posts, one by another newly minted industry blogger, Sanjay Srivastava, CEO of Denali, and the other on EDN by Kaben Wireless Silicon CEO Paul Slaby.

    In Sanjay’s blog, Conversation on Innovation, he’s been mulling how fabless semiconductor startups can survive in the current climate.

    He argues (in Funding Fabless Semiconductor Startups) that solutions need to look at how and where money is invested, how we “stage” investments (i.e. valuing investments in IP differently than in silicon) and how we address software investment:

    I believe if we get creative about the current fabless investment model, not every semiconductor opportunity needs to be a billion-dollar opportunity before it can attract meaningful investment.

    In his EDN post and in a separate webcast, Slaby argues for a “semi-fabless” model:

    The semi-fabless company is essentially a combination of an IP provider, a design house, and an outsourced R&D operation. Its core competence and strength lies in specialized R&D and product development capabilities whereas it outsources product delivery operations to the ‘old’ fabless company with the entire infrastructure and the pipeline to market already in place.

    There’s no doubt the investment formula needs to be reconsidered. For a semiconductor company to break even, it needs $40-$100 million and six to eight years. More troubling, however, is the selling price of semiconductor startups has been steadily declining. In 2007 it was $160 million; in 2008 it was $95 million and in 2009 the average has been $65 million, according to an EE Times story referencing Lip-Bu Tan, chairman of Walden International, and now CEO of Cadence.

    The good thing is there are a lot of “smartest guys in the room” in this industry, and collectively we’re shaping the industry’s future in three main ways:

    • Companies are differentiating on products

    • Executives, such as Sanjay and Paul and others, are helping drive the investment conversation

    • And companies like ours are illuminating the differentiation and benefits of focusing on product-development productivity—fabless companies’ key differentiator today—and overall portfolio management.

    This new differentiation is key; it’s key to how companies grow and gain market share and it’s key to the industry’s future.

     
  • Copyright © 2012 Numetrics Management Systems, Inc. All rights reserved