• The login component features highly-secure protection measures to safeguard your personal information. Your login credentials are transmitted securely using SSL protocol encryption. This is true even though you do not see "https" in the URL, or a lock icon on the bottom of the browser window. If you require additional assistance, please email us at info@numetrics.com

    Numetrics application is temporarily unavailable due to system maintenance.
    Normal operations will be restored by 11:00 PM PST 10-Feb-13.



    Please wait while the application is loading.

    warning Your internet browser is not supported. Some Numetrics ERP features may not work properly. Details
     
    Enter your personal login to access Numetrics' customer area*
     
        Cancel
    * Login name and Passwords are case sensitive
    Forgot your password Security Concerns?
    Don't have a login name? Contact Us
    Browser Information
    • Home
    •  
    • Solutions
      • Overview
      • Schedule Predictability
      • Measuring Schedule Risk
      • Performance Benchmarking
      • Multi-Project Pipelining
      • Data Mining
      • Calculating Design Complexity
      • Industry Solutions
        • Computing
        • Consumer
        • Industrial
        • Transportation
        • Wired Communications
        • Wireless Communications
    •  
    • Products
      • Overview
      • NMX IC Project Planner™
      • NMX Schedule Risk Analyzer™
      • NMX IC Industry Database™
      • NMX Data Miner™
      • NMX Software Project Planner™
      • NMX Multi-Project Pipeliner™
      • NMX Decision Dashboard™
    •  
    • Services
      • Overview
      • IC Project Planning
      • IC Design Complexity Mgmt
      • IC Project Benchmarking
      • Embedded SW Benchmarking
    •  
    • Consulting
      • Overview
    •  
    • About Us
      • About The Company
      • Company Background
      • Why Numetrics
      • Career Opportunities
      • News
      • Contact Us
      • Insights Blog

    Categories

    • ASICs
    • Best Practices
    • Best-in-Class
    • Case Studies
    • Chip Industry
    • Competition
    • Competitive Advantage
    • Customer Testimonials
    • Data Mining
    • design complexity
    • Development Cost
    • Diminishing Returns
    • Engineering Labor
    • Functionality
    • IC Development
    • Increasing Profit
    • Increasing Revenue
    • Industry Database
    • IP reuse
    • Meeting Schedule Targets
    • Metrics
    • Milestones
    • News
    • Off-shoring
    • Performance Metrics
    • product development
    • Productivity
    • Products
    • Programmable Devices
    • Project Planning
    • PRTM
    • R&D
    • Resource Leakage
    • Risk Analysis
    • ROI
    • Schedule Buffers
    • Schedule Predictability
    • schedule slip
    • Semiconductor Companies
    • Semiconductor Industry
    • SoCs
    • Spec Changes
    • Systems Industry
    • systems-on-chips
    • Team Sizes
    • Throughput
    • Time-to-Market
    • Utilization
    • Venture Capital

    Recent Articles

    • Why They Benchmark Productivity
    • The Best Laid Plans of Mice and Men
    • The Elephant in the Corner
    • End of the Free Ride
    • The Realities of IP Reuse
    • Does EDA Matter Anymore?

    Archive

    • May 2012
    • April 2012
    • January 2012
    • October 2011
    • August 2011
    • June 2011
    • May 2011
    • April 2011
    • March 2011
    • January 2011
    • December 2010
    • November 2010
    • October 2010
    • August 2010
    • June 2010
    • May 2010
    • April 2010
    • March 2010
    • February 2010
    • January 2010
    • December 2009
    • November 2009
    • October 2009
    • September 2009
    • August 2009
    • June 2009
    • May 2009
    • April 2009
    • March 2009
    • February 2009
    • January 2009

    Tags

      Competitive Advantage design reuse EDA EDA Tools EE Times ERP software fact-based planning IC development productivity ip Kathryn Kranen new product development Numetrics Planning planning software product development Productivity project management software Risk Analysis risk assessment risk management Ron Collett Schedule Schedule Predictability semiconductor semiconductor design semiconductors SOC Staffing Projects system-on-chip Team Size

    Blogroll

    • A Conversation on Innovation (Sanjay Srivastava)
    • Daniel Nenni's Silicon Valley Blog
    • EE Times News
    • Harry the ASIC Guy (Harry Gries)
    • Industry Insights (Richard Goering)
    • JB's Circuit (John Blyler)
    • Leibson's Law (Steve Leibson)
    • Low-power Design.com (John Donovan)
    • Practical Chip Design (Ron Wilson)
    • The World is Analog (Mike Demler)

    Best-in-Class

    Death of the SoC

    by Ron Collett | May 12, 2011 | In ASICs, Best-in-Class, design complexity, Development Cost, Engineering Labor, Off-shoring, Productivity, Programmable Devices, Schedule Predictability, Semiconductor Industry, SoCs, Systems Industry, systems-on-chips, Team Sizes, Throughput, Time-to-Market, Venture Capital | 1 Comment



    Rumors of the SoC’s impending death have been popping up in the semiconductor and systems industries. Are they exaggerated? Not entirely. A decreasing number of companies are investing in system-on-chips (SoCs). Likewise, the number of concurrent SoC projects that typical R&D organizations can undertake is shrinking. The reason: soaring design cost and poor schedule predictability .That makes SoC development increasingly difficult to justify. But does this foreshadow the SoC’s complete demise? I doubt it, but these factors will surely chase more players from the market and drive greater use of alternative solutions. [More]

    In Search of Best-In-Class R&D Organizations

    by Ron Collett | April 15, 2011 | In Best-in-Class, Competition, Competitive Advantage, design complexity, Metrics, Productivity, R&D | 1 Comment

    Competition among semiconductor companies has become super-heated, and R&D excellence has never been more important to establishing competitive advantage. But how do you know if an organization’s performance is best-in-class, especially that of a competitor? Such accolades are often anecdotal and based heavily on perception, a few unsubstantiated metrics or the halo created by the company’s strong financials. High revenue masks much and distorts even more. [More]

    Optimal Team Sizes for Chip Projects

    by Ron Collett | March 3, 2011 | In Best-in-Class, Competitive Advantage, design complexity, Diminishing Returns, Meeting Schedule Targets, Productivity, ROI, schedule slip, Throughput | No Comments



    What’s the optimal team size for a given IC design project? It’s a question I hear often from engineering managers and senior executives. What they’re actually asking is whether they’re over-staffing projects and therefore wasting resources. Implicitly, they’re also asking “what’s the fewest number of engineers I can put on a given project and still finish on time?” They’re important questions directly impacting R&D ROI. [More]

    The Most Important R&D Performance Metrics

    by Ron Collett | January 15, 2011 | In Best-in-Class, Increasing Profit, Increasing Revenue, Metrics, Performance Metrics, product development, Productivity, PRTM, Resource Leakage, Semiconductor Companies, Throughput, Utilization | 1 Comment



    Engineering utilization, productivity and throughput are among the most important metrics for measuring R&D performance. If you want to improve your R&D capability, focus on these three metrics.

    Productivity and utilization directly determine throughput, and throughput is the most important of all R&D performance metrics. It measures the rate at which an R&D team develops production-ready products. The higher the productivity and utilization, the higher the R&D throughput. Higher throughput means the R&D team churns out more products in a given period of time. That usually translates to revenue and profits— assuming the rest of the enterprise pulls its weight. Big assumption, right? [More]

     
  • Copyright © 2013 Numetrics Management Systems, Inc. All rights reserved