• The login component features highly-secure protection measures to safeguard your personal information. Your login credentials are transmitted securely using SSL protocol encryption. This is true even though you do not see "https" in the URL, or a lock icon on the bottom of the browser window. If you require additional assistance, please email us at info@numetrics.com

    Numetrics application is temporarily unavailable due to system maintenance.
    Normal operations will be restored by 10:20 PM PST 02-Mar-10.
     
    Enter your personal login to access Numetrics' customer area*
     
       
    * Login name and Passwords are case sensitive
    Forgot your password Security Concerns?
    Don't have a login name? Contact Us
    • Home
    •  
    • Solutions
      • Overview
      • Schedule Predictability
      • Measuring Schedule Risk
      • Performance Benchmarking
      • Multi-Project Pipelining
      • Data Mining
      • Complexity Calculation Engine
      • Industry Solutions
        • Computing
        • Consumer
        • Industrial
        • Transportation
        • Wired Communications
        • Wireless Communications
    •  
    • Products
      • Overview
      • NMX IC Project Planner™
      • NMX Schedule Risk Analyzer™
      • NMX IC Industry Database™
      • NMX Data Miner™
      • NMX Software Project Planner™
      • NMX Multi-Project Pipeliner™
    •  
    • Services
      • Overview
      • IC Project Planner
      • IC Design Complexity Mgmt
      • IC Project Benchmarking
      • Quick Start
    •  
    • Consulting
      • Overview
    •  
    • About Us
      • About The Company
      • Management Team
      • Company Background
      • Why Numetrics
      • Career Opportunities
      • News
      • Contact Us
      • Insights Blog
    •  
    • Library
      • Case Studies
      • White Papers
      • Product Literature
      • Customer Videos

    Categories

    • ASICs
    • Best Practices
    • Best-in-Class
    • Case Studies
    • Chip Industry
    • Competition
    • Competitive Advantage
    • Customer Testimonials
    • Data Mining
    • design complexity
    • Development Cost
    • Diminishing Returns
    • Engineering Labor
    • IC Development
    • Increasing Profit
    • Increasing Revenue
    • Industry Database
    • IP reuse
    • Meeting Schedule Targets
    • Metrics
    • Milestones
    • News
    • Off-shoring
    • Performance Metrics
    • product development
    • Productivity
    • Products
    • Programmable Devices
    • Project Planning
    • PRTM
    • R&D
    • Resource Leakage
    • Risk Analysis
    • ROI
    • Schedule Buffers
    • Schedule Predictability
    • schedule slip
    • Semiconductor Companies
    • Semiconductor Industry
    • SoCs
    • Spec Changes
    • Systems Industry
    • systems-on-chips
    • Team Sizes
    • Throughput
    • Time-to-Market
    • Utilization
    • Venture Capital

    Recent Articles

    • The Elephant in the Corner
    • End of the Free Ride
    • The Realities of IP Reuse
    • Does EDA Matter Anymore?
    • Death of the SoC
    • In Search of Best-In-Class R&D Organizations

    Archive

    • January 2012
    • October 2011
    • August 2011
    • June 2011
    • May 2011
    • April 2011
    • March 2011
    • January 2011
    • December 2010
    • November 2010
    • October 2010
    • August 2010
    • June 2010
    • May 2010
    • April 2010
    • March 2010
    • February 2010
    • January 2010
    • December 2009
    • November 2009
    • October 2009
    • September 2009
    • August 2009
    • June 2009
    • May 2009
    • April 2009
    • March 2009
    • February 2009
    • January 2009

    Tags

      Competitive Advantage design reuse EDA EDA Tools EE Times ERP software fact-based planning IC development productivity ip Kathryn Kranen new product development Numetrics Planning planning software product development Productivity project management software Risk Analysis risk assessment risk management Ron Collett Schedule Schedule Predictability semiconductor semiconductor design semiconductors SOC Staffing Projects system-on-chip Team Size

    Blogroll

    • A Conversation on Innovation (Sanjay Srivastava)
    • Daniel Nenni's Silicon Valley Blog
    • EE Times News
    • Harry the ASIC Guy (Harry Gries)
    • Industry Insights (Richard Goering)
    • JB's Circuit (John Blyler)
    • Leibson's Law (Steve Leibson)
    • Low-power Design.com (John Donovan)
    • Practical Chip Design (Ron Wilson)
    • The World is Analog (Mike Demler)

    Archive for April, 2010

    Doing Moore with Less

    by Numetrics | April 21, 2010 | In Best Practices, Productivity | No Comments

    By Ron Collett

    It’s a common refrain, and I heard it this week at the IEEE VLSI Test Symposium in Santa Cruz: Moore’s Law is increasingly difficult to obey. We see evidence of this perception everywhere:

    • Manufacturing costs are soaring: A fab that cost $2.5 billion to construction at 90 nm now costs $6 billion at the 22 nm node. So companies are selling off their fabs and losing what was once a huge competitive differentiation for them. Their primary differentiation is increasing their product-development capability.
    • System-on-Chip (SOC) development costs run anywhere from $50 million to $100 million per project. A dwindling number of markets can support the ROI that type of investment demands.

    This increasing risk has significantly cooled VC investment in our industry. In 2000, venture capitalists invested nearly $4 billion in semiconductor companies; last year, it was $771 million.

    This means that to be successful in 2010 and beyond, semiconductor companies must “do Moore” with less. That requires a focus on product-development capability. How do you transform your product-development organization into a world-class team?

    Here are some best practices:

    • Start with an integrated framework of product-development capabilities. We, with our partners, the global operational-strategy consulting firm PRTM, counsel such a framework to improve product and cycle-time excellence. It’s remarkable how few companies have this kind of framework, but, implemented correctly, it translates into a capability to improve your overall maturity. And the more mature your product-development maturity, the faster you’ll see revenue growth.
    • Optimize your R&D footprint. No one builds an SoC at a single site any more. An integrated approach to R&D management is key to taking advantage of synergies and scaling opportunities.
    • Extend your enterprise: The cost of development is so high, it’s no longer possible to develop everything in house. Establishing relationships with other companies and with universities is becoming essential.

    In an era of doing more with less, these best practices can help semiconductor companies “do Moore” with less, widen their competitive differentiation and increase revenues and profits.
    Intel Co-founder Gordon Moore

     
  • Copyright © 2012 Numetrics Management Systems, Inc. All rights reserved