How best can we leverage IP in an era of relentlessly increasing design complexity? That was the question on the table at this week’s IP-ESC 2009 conference here in Grenoble. I was honored to sit on a panel with Jasper Design Automation CEO Kathryn Kranen and Olivier Haller, who manages the design verification team in the Functional Verification Group at STMicroelectronics.
Our CEO, Ron Collett, described the IP situation in a post last week as the design reuse paradox, in that re-using IP is harder than it looks. In fact, there are dangerous consequences for any project leaders who think it’ll be a cakewalk.
During the panel this week, I made the point that most teams underestimate the complexity that the reused IP— adapting a particular block to a new context or adding particular features and then validating it—will add to their project.
This miscalculation is particularly dangerous for derivative designs, whereby the reuse level of their blocks is expected to be significantly high. Executive management loves derivative designs because they’re operating under the assumption that most of the work has already been done on the original design and the derivatives will be easier and deliver higher margin.
Truth and Consequences
But the reality is teams use ever-more IP blocks (including complete functions and sub-systems) on a chip. Underestimating the complexity at the block level is compounded at the chip level, and this creates unrealistic performance expectations from the development teams.
What happens?
• The project schedule slips
• Team members have to be pulled from other on-going projects to bring the project to closure, throwing the predictability of schedule in those other projects into doubt.
What are the consequences?
• The overall market window is reduced and peak time window for product introduction is reduced
• Development cost increases, exploding the project’s initial budget. ROI window is reduced
• Both time to market and ROI are affected!
The ripple effect of underestimating the effort needed to develop, integrate and validate the IP is far-reaching: The resource disruptions delay key projects because resources already involved on other developments are pulled in to salvage one development. The ripples turn into waves that slam the schedule and cause budget over-runs for the whole the project pipeline.
Remediation
There are two major ways to address this situation.
First, fact-based planning at the project’s outset helps avoid this turmoil. By measuring and quantifying project complexity and schedule risk, team leaders can see the gap that might result between their initial effort assumptions and the effort they’ll actually need based on the data. This helps them make fact-backed what-if staffing simulations and create aggressive—yet achievable—schedules.
Second, pick your design battles carefully. Analyzing projects in our extensive industry database, we see that best-in-class design teams show a lower amount of reuse than the average of their segment. This means that those best-in-class projects re-use IP where it is most appropriate to do so—for example in standard functions that don’t bring value add and real differentiation to the final product. But, best-in-class companies leverage their own innovation and fully engage their engineering resources in situations where the performances of specific functions are the key differentiating factors from the competition.
In the end, the key challenge for an IP user is :”Keep the ROI in the Product Development!”
(Andrea Fortunato is director of professional services for Numetrics, based in Grenoble).
Related posts:
- The Realities of IP Reuse Long touted as a silver bullet, IP reuse often...
Related posts brought to you by Yet Another Related Posts Plugin.

Zocalo Tech believes that IP populated with “quality” assertions can have a major impact on easing the pain of integrating IP. Prior to Zocalo’s product Visual SVA, the difficulties in providing debugged assertions with any level of complexity was marginally cost effective. Visual SVA represents game changing technology to make populating IP with quality assertions a realistic strategy.
Howard Martin
President
Zocalo Tech