• The login component features highly-secure protection measures to safeguard your personal information. Your login credentials are transmitted securely using SSL protocol encryption. This is true even though you do not see "https" in the URL, or a lock icon on the bottom of the browser window. If you require additional assistance, please email us at info@numetrics.com

    Numetrics application is temporarily unavailable due to system maintenance.
    Normal operations will be restored by 10:20 PM PST 02-Mar-10.
     
    Enter your personal login to access Numetrics' customer area*
     
       
    * Login name and Passwords are case sensitive
    Forgot your password Security Concerns?
    Don't have a login name? Contact Us
    • Home
    •  
    • Solutions
      • Overview
      • Schedule Predictability
      • Measuring Schedule Risk
      • Performance Benchmarking
      • Multi-Project Pipelining
      • Data Mining
      • Complexity Calculation Engine
      • Industry Solutions
        • Computing
        • Consumer
        • Industrial
        • Transportation
        • Wired Communications
        • Wireless Communications
    •  
    • Products
      • Overview
      • NMX IC Project Planner™
      • NMX Schedule Risk Analyzer™
      • NMX IC Industry Database™
      • NMX Data Miner™
      • NMX Software Project Planner™
      • NMX Multi-Project Pipeliner™
    •  
    • Services
      • Overview
      • IC Project Planner
      • IC Design Complexity Mgmt
      • IC Project Benchmarking
      • Quick Start
    •  
    • Consulting
      • Overview
    •  
    • About Us
      • About The Company
      • Management Team
      • Company Background
      • Why Numetrics
      • Career Opportunities
      • News
      • Contact Us
      • Insights Blog
    •  
    • Library
      • Case Studies
      • White Papers
      • Product Literature
      • Customer Videos

    Categories

    • ASICs
    • Best Practices
    • Best-in-Class
    • Case Studies
    • Chip Industry
    • Competition
    • Competitive Advantage
    • Customer Testimonials
    • Data Mining
    • design complexity
    • Development Cost
    • Diminishing Returns
    • Engineering Labor
    • IC Development
    • Increasing Profit
    • Increasing Revenue
    • Industry Database
    • IP reuse
    • Meeting Schedule Targets
    • Metrics
    • Milestones
    • News
    • Off-shoring
    • Performance Metrics
    • product development
    • Productivity
    • Products
    • Programmable Devices
    • Project Planning
    • PRTM
    • R&D
    • Resource Leakage
    • Risk Analysis
    • ROI
    • Schedule Buffers
    • Schedule Predictability
    • schedule slip
    • Semiconductor Companies
    • Semiconductor Industry
    • SoCs
    • Spec Changes
    • Systems Industry
    • systems-on-chips
    • Team Sizes
    • Throughput
    • Time-to-Market
    • Utilization
    • Venture Capital

    Recent Articles

    • The Elephant in the Corner
    • End of the Free Ride
    • The Realities of IP Reuse
    • Does EDA Matter Anymore?
    • Death of the SoC
    • In Search of Best-In-Class R&D Organizations

    Archive

    • January 2012
    • October 2011
    • August 2011
    • June 2011
    • May 2011
    • April 2011
    • March 2011
    • January 2011
    • December 2010
    • November 2010
    • October 2010
    • August 2010
    • June 2010
    • May 2010
    • April 2010
    • March 2010
    • February 2010
    • January 2010
    • December 2009
    • November 2009
    • October 2009
    • September 2009
    • August 2009
    • June 2009
    • May 2009
    • April 2009
    • March 2009
    • February 2009
    • January 2009

    Tags

      Competitive Advantage design reuse EDA EDA Tools EE Times ERP software fact-based planning IC development productivity ip Kathryn Kranen new product development Numetrics Planning planning software product development Productivity project management software Risk Analysis risk assessment risk management Ron Collett Schedule Schedule Predictability semiconductor semiconductor design semiconductors SOC Staffing Projects system-on-chip Team Size

    Blogroll

    • A Conversation on Innovation (Sanjay Srivastava)
    • Daniel Nenni's Silicon Valley Blog
    • EE Times News
    • Harry the ASIC Guy (Harry Gries)
    • Industry Insights (Richard Goering)
    • JB's Circuit (John Blyler)
    • Leibson's Law (Steve Leibson)
    • Low-power Design.com (John Donovan)
    • Practical Chip Design (Ron Wilson)
    • The World is Analog (Mike Demler)

    Design Reuse: It’s Harder Than it Looks

    by Numetrics | December 3, 2009 | In Best Practices, Productivity, Project Planning | 1 Comment

    By Andrea Fortunato

    How best can we leverage IP in an era of relentlessly increasing design complexity? That was the question on the table at this week’s IP-ESC 2009 conference here in Grenoble. I was honored to sit on a panel with Jasper Design Automation CEO Kathryn Kranen and Olivier Haller, who manages the design verification team in the Functional Verification Group at STMicroelectronics.

    Our CEO, Ron Collett, described the IP situation in a post last week as the design reuse paradox, in that re-using IP is harder than it looks. In fact, there are dangerous consequences for any project leaders who think it’ll be a cakewalk.

    During the panel this week, I made the point that most teams underestimate the complexity that the reused IP— adapting a particular block to a new context or adding particular features and then validating it—will add to their project.

    This miscalculation is particularly dangerous for derivative designs, whereby the reuse level of their blocks is expected to be significantly high. Executive management loves derivative designs because they’re operating under the assumption that most of the work has already been done on the original design and the derivatives will be easier and deliver higher margin.

    Truth and Consequences

    But the reality is teams use ever-more IP blocks (including complete functions and sub-systems) on a chip. Underestimating the complexity at the block level is compounded at the chip level, and this creates unrealistic performance expectations from the development teams.

    What happens?

    • The project schedule slips

    • Team members have to be pulled from other on-going projects to bring the project to closure, throwing the predictability of schedule in those other projects into doubt.

    What are the consequences?

    • The overall market window is reduced and peak time window for product introduction is reduced

    • Development cost increases, exploding the project’s initial budget. ROI window is reduced

    • Both time to market and ROI are affected!

    The ripple effect of underestimating the effort needed to develop, integrate and validate the IP is far-reaching: The resource disruptions delay key projects because resources already involved on other developments are pulled in to salvage one development. The ripples turn into waves that slam the schedule and cause budget over-runs for the whole the project pipeline.

    Remediation

    There are two major ways to address this situation.

    First, fact-based planning at the project’s outset helps avoid this turmoil. By measuring and quantifying project complexity and schedule risk, team leaders can see the gap that might result between their initial effort assumptions and the effort they’ll actually need based on the data. This helps them make fact-backed what-if staffing simulations and create aggressive—yet achievable—schedules.

    Second, pick your design battles carefully. Analyzing projects in our extensive industry database, we see that best-in-class design teams show a lower amount of reuse than the average of their segment. This means that those best-in-class projects re-use IP where it is most appropriate to do so—for example in standard functions that don’t bring value add and real differentiation to the final product. But, best-in-class companies leverage their own innovation and fully engage their engineering resources in situations where the performances of specific functions are the key differentiating factors from the competition.

    In the end, the key challenge for an IP user is :”Keep the ROI in the Product Development!”

    (Andrea Fortunato is director of professional services for Numetrics, based in Grenoble).

    Related posts:

    1. The Realities of IP Reuse Long touted as a silver bullet, IP reuse often...

    Related posts brought to you by Yet Another Related Posts Plugin.

    Tagged as: cores, design reuse, EDA, embedded design, fact-based planning, ip, IP reuse, IP-ESC, Productivity, semiconductors

    One Response »

    1. Howard Martin on May 5, 2010 at 3:02 pm:

      Zocalo Tech believes that IP populated with “quality” assertions can have a major impact on easing the pain of integrating IP. Prior to Zocalo’s product Visual SVA, the difficulties in providing debugged assertions with any level of complexity was marginally cost effective. Visual SVA represents game changing technology to make populating IP with quality assertions a realistic strategy.

      Howard Martin
      President
      Zocalo Tech

    Leave a Reply

     
  • Copyright © 2012 Numetrics Management Systems, Inc. All rights reserved