• The login component features highly-secure protection measures to safeguard your personal information. Your login credentials are transmitted securely using SSL protocol encryption. This is true even though you do not see "https" in the URL, or a lock icon on the bottom of the browser window. If you require additional assistance, please email us at info@numetrics.com

    Numetrics application is temporarily unavailable due to system maintenance.
    Normal operations will be restored by 10:20 PM PST 02-Mar-10.
     
    Enter your personal login to access Numetrics' customer area*
     
       
    * Login name and Passwords are case sensitive
    Forgot your password Security Concerns?
    Don't have a login name? Contact Us
    • Home
    •  
    • Solutions
      • Overview
      • Schedule Predictability
      • Measuring Schedule Risk
      • Performance Benchmarking
      • Multi-Project Pipelining
      • Data Mining
      • Complexity Calculation Engine
      • Industry Solutions
        • Computing
        • Consumer
        • Industrial
        • Transportation
        • Wired Communications
        • Wireless Communications
    •  
    • Products
      • Overview
      • NMX IC Project Planner™
      • NMX Schedule Risk Analyzer™
      • NMX IC Industry Database™
      • NMX Data Miner™
      • NMX Software Project Planner™
      • NMX Multi-Project Pipeliner™
    •  
    • Services
      • Overview
      • IC Project Planner
      • IC Design Complexity Mgmt
      • IC Project Benchmarking
      • Quick Start
    •  
    • Consulting
      • Overview
    •  
    • About Us
      • About The Company
      • Management Team
      • Company Background
      • Why Numetrics
      • Career Opportunities
      • News
      • Contact Us
      • Insights Blog
    •  
    • Library
      • Case Studies
      • White Papers
      • Product Literature
      • Customer Videos

    Categories

    • ASICs
    • Best Practices
    • Best-in-Class
    • Case Studies
    • Chip Industry
    • Competition
    • Competitive Advantage
    • Customer Testimonials
    • Data Mining
    • design complexity
    • Development Cost
    • Diminishing Returns
    • Engineering Labor
    • IC Development
    • Increasing Profit
    • Increasing Revenue
    • Industry Database
    • IP reuse
    • Meeting Schedule Targets
    • Metrics
    • Milestones
    • News
    • Off-shoring
    • Performance Metrics
    • product development
    • Productivity
    • Products
    • Programmable Devices
    • Project Planning
    • PRTM
    • R&D
    • Resource Leakage
    • Risk Analysis
    • ROI
    • Schedule Buffers
    • Schedule Predictability
    • schedule slip
    • Semiconductor Companies
    • Semiconductor Industry
    • SoCs
    • Spec Changes
    • Systems Industry
    • systems-on-chips
    • Team Sizes
    • Throughput
    • Time-to-Market
    • Utilization
    • Venture Capital

    Recent Articles

    • The Elephant in the Corner
    • End of the Free Ride
    • The Realities of IP Reuse
    • Does EDA Matter Anymore?
    • Death of the SoC
    • In Search of Best-In-Class R&D Organizations

    Archive

    • January 2012
    • October 2011
    • August 2011
    • June 2011
    • May 2011
    • April 2011
    • March 2011
    • January 2011
    • December 2010
    • November 2010
    • October 2010
    • August 2010
    • June 2010
    • May 2010
    • April 2010
    • March 2010
    • February 2010
    • January 2010
    • December 2009
    • November 2009
    • October 2009
    • September 2009
    • August 2009
    • June 2009
    • May 2009
    • April 2009
    • March 2009
    • February 2009
    • January 2009

    Tags

      Competitive Advantage design reuse EDA EDA Tools EE Times ERP software fact-based planning IC development productivity ip Kathryn Kranen new product development Numetrics Planning planning software product development Productivity project management software Risk Analysis risk assessment risk management Ron Collett Schedule Schedule Predictability semiconductor semiconductor design semiconductors SOC Staffing Projects system-on-chip Team Size

    Blogroll

    • A Conversation on Innovation (Sanjay Srivastava)
    • Daniel Nenni's Silicon Valley Blog
    • EE Times News
    • Harry the ASIC Guy (Harry Gries)
    • Industry Insights (Richard Goering)
    • JB's Circuit (John Blyler)
    • Leibson's Law (Steve Leibson)
    • Low-power Design.com (John Donovan)
    • Practical Chip Design (Ron Wilson)
    • The World is Analog (Mike Demler)

    How to minimize IC development schedule risk

    by Numetrics | May 5, 2009 | In Best Practices, Project Planning, Risk Analysis, Schedule Predictability | No Comments

    Summary: Risk to IC development schedules can be minimized by comparing design plan assumptions with a database of historical industry designs and your company’s own history of completed projects to help you determine tradeoffs.

    Simply put, schedule risk is the difference between the planned schedule, and the lessons of history. If you plan to finish a design with 20 engineers in 25 weeks, yet industry and corporate comparisons indicate that you need either 27 engineers or to lengthen the schedule to 34 weeks, you have identified schedule risk.

    The Numetrics tools can compare your design plan assumptions with all designs in the industry database, or with a subset based on powerful filters, or most powerfully with your own company’s history of completed design projects. If your plan is more aggressive than the results achieved historically, then you risk missing your schedule. High levels of schedule risk disempower your engineers, because the plan feels unrealistic to them. It also creates business risk, especially if schedule is critical. It doesn’t make sense to agree to a plan that requires productivity much greater than you have historically been able to deliver.

    On the other hand, it is reasonable to set a stretch goal that is a little better than your historical performance or the industry averages. That’s a stretch goal, and if the team believes it’s feasible, they will work hard to achieve it. This is a point where risk is managed, and the goals are achievable. Everyone likes to outperform their peers, but no one wants to be set up for failure.

    By using Numetrics’ tools to analyze schedule risk, you can create a plan that is aggressive, but not so aggressive that it is doomed to fail. Such a plan is good for your team, and good for your business.

    No related posts.

    Related posts brought to you by Yet Another Related Posts Plugin.

    Tagged as: Planning, Risk, Schedule, semiconductor

    Leave a Reply

     
  • Copyright © 2012 Numetrics Management Systems, Inc. All rights reserved